Please use this identifier to cite or link to this item:

TitleCondition codes evaluation on dynamic binary translation for embedded platforms
Author(s)Salgado, Filipe
Gomes, Tiago Manuel Ribeiro
Pinto, Sandro
Cabral, Jorge
Tavares, Adriano
KeywordsCondition codes (CCs)
debug monitor
dynamic binary translation (DBT)
embedded systems
lazy evaluation (LE)
Issue date2017
PublisherInstitute of Electrical and Electronics Engineers Inc.
JournalIEEE Embedded Systems Letters
Abstract(s)A widely recognized issue when implementing dynamic binary translation is the condition codes (CCs) or flag bits emulation. The authors in the literature have approached this problem with software optimization techniques based on dataflow analysis, instruction set architecture (ISA) extensions and additional dedicated hardware, i.e., field-programmable gate array. We introduce a novel technique to handle CCs using commercial off-the-shelf architectural debug hardware as a triggering mechanism while assessing and comparing it with two existent CCs evaluation methods on the resource-constrained embedded systems arena. Our method is functionality-wise comparable with reconfigurable hardware modules or ISA extensions in open architectures and is source architecture independent, with possible applications in other use scenarios, such as application debugging and instrumentation.
AccessRestricted access (UMinho)
Appears in Collections:CAlg - Artigos em revistas internacionais/Papers in international journals

Files in This Item:
File Description SizeFormat 
Condition Codes Evaluation on Dynamic Binary Translation for Embedded Platforms.pdf
  Restricted access
566,52 kBAdobe PDFView/Open

Partilhe no FacebookPartilhe no TwitterPartilhe no DeliciousPartilhe no LinkedInPartilhe no DiggAdicionar ao Google BookmarksPartilhe no MySpacePartilhe no Orkut
Exporte no formato BibTex mendeley Exporte no formato Endnote Adicione ao seu ORCID