Utilize este identificador para referenciar este registo: https://hdl.handle.net/1822/51760

Registo completo
Campo DCValorIdioma
dc.contributor.authorAmornwongpeeti, Sarayutpor
dc.contributor.authorEkpanyapong, Mongkolpor
dc.contributor.authorChayopitak, Nattaponpor
dc.contributor.authorMonteiro, João L.por
dc.contributor.authorMartins, Júlio S.por
dc.contributor.authorAfonso, João L.por
dc.date.accessioned2018-03-07T23:44:58Z-
dc.date.issued2015-
dc.identifier.issn0141-9331-
dc.identifier.urihttps://hdl.handle.net/1822/51760-
dc.description.abstractAll rights reserved. The use of multiple unit controllers for parallel processing of multi-unit motor drive systems can significantly reduce the execution time of the control algorithm. However, this approach does not only increase the system cost but also incurs in additional cost of hardware and software interconnections. This paper presents a fully integrated single chip field programmable gate array (FPGA) based solution for controlling of an independent multi-unit permanent magnet synchronous motor (PMSM) drive system with space vector pulse width modulation (SVPWM) based vector control. For multi-unit motor systems, the complexity of control algorithms often exceeds the resource availability of low-cost FPGA devices. Thus, a system-level time-division multiplexing scheme applicable for multi-motor control systems is proposed. Using the proposed method, large identical complex control algorithms can be simplified into a single compact algorithm, which is fitted and configured into a low-cost FPGA. Simulation modeling and experimental results are shown, confirming the effectiveness of a multi-unit PMSM motor drive system using an inexpensive controller based on system-level time-division multiplexing scheme, which can operate simultaneously with robustness under different operating conditions.por
dc.language.isoengpor
dc.publisherElsevier 1por
dc.rightsrestrictedAccesspor
dc.subjectField programmable gate array (FPGA)por
dc.subjectPermanent magnet synchronous motor (PMSM)por
dc.subjectSpace vector pulse width modulation (SVPWM)por
dc.subjectTime-division multiplexingpor
dc.subjectVector controlpor
dc.titleA single chip FPGA-based solution for controlling of multi-unit PMSM motor with time-division multiplexing schemepor
dc.typearticlepor
dc.peerreviewedyespor
oaire.citationStartPage621por
oaire.citationEndPage633por
oaire.citationIssue8por
oaire.citationVolume39por
dc.date.updated2018-03-07T20:31:06Z-
dc.identifier.doi10.1016/j.micpro.2015.08.011por
dc.description.publicationversioninfo:eu-repo/semantics/publishedVersionpor
dc.subject.wosScience & Technology-
sdum.export.identifier4304-
sdum.journalMicroprocessors and Microsystemspor
Aparece nas coleções:CAlg - Artigos em revistas internacionais / Papers in international journals

Ficheiros deste registo:
Ficheiro Descrição TamanhoFormato 
1-s2.0-S0141933115001386-main.pdf
Acesso restrito!
2,2 MBAdobe PDFVer/Abrir

Partilhe no FacebookPartilhe no TwitterPartilhe no DeliciousPartilhe no LinkedInPartilhe no DiggAdicionar ao Google BookmarksPartilhe no MySpacePartilhe no Orkut
Exporte no formato BibTex mendeley Exporte no formato Endnote Adicione ao seu ORCID