Please use this identifier to cite or link to this item:

TitleWCET Prediction using an ADL to describe the architecture of the embebedd processors
Author(s)Tavares, Adriano
Couto, Carlos
Silva, Carlos A.
Lima, C. S.
Metrôlho, José Carlos Meireles Monteiro
KeywordsArchitectural description language (ADL)
Worst-case execution time (WCET)
Language paradigm
Timing analysis
Timing scheme
Issue date2004
CitationADAMSKI, Marian Andrzej ; KARATKEVICH, Andrei ; WEGRZYN, Marek, ed. lit. - “Design of Embedded Control Systems”. Berlin: Springer Verlag, 2004. ISBN:0-387-23630-9. sect. 2, p. 41.
Abstract(s)A method for analysing and predicting the timing properties of a program fragment will be described. First an Architectural Description Language (ADL) implemented to describe a processor’s architecture is presented followed by the presentation of a new static WCET estimation method. The timing analysis starts by compiling a processor’s architecture program followed by the disassembling of the program fragment. After sectioning the assembler program into basic blocks, call graphs are generated and these data are later used to evaluate the pipeline hazards and cache miss that penalize the real-time performance. Some experimental results of using the developed tool to predict the WCET of code segments using some Intel microcontroller are presented. Finally, some conclusions and future work are presented.
TypeBook part
AccessRestricted access (UMinho)
Appears in Collections:DEI - Livros e capítulos de livros

Files in This Item:
File Description SizeFormat 
  Restricted access
166,16 kBAdobe PDFView/Open

Partilhe no FacebookPartilhe no TwitterPartilhe no DeliciousPartilhe no LinkedInPartilhe no DiggAdicionar ao Google BookmarksPartilhe no MySpacePartilhe no Orkut
Exporte no formato BibTex mendeley Exporte no formato Endnote Adicione ao seu ORCID