Please use this identifier to cite or link to this item:

TitleVHDL generation from hierarchical petri net specifications of parallel controllers
Author(s)Fernandes, João M.
Adamski, Marian
Proença, Alberto José
KeywordsVHDL generation
Parallel controllers
Petri nets
Issue dateMar-1997
PublisherInstitution of Electrical Engineers (IEE)
JournalIee Proceedings-Computers and Digital Techniques
Citation"IEE Proceedings : Computers and Digital Techniques". ISSN 1350-2387. 144:2 (Mar. 1997) 127-137.
Abstract(s)Parallel controllers can be best specified using a description with a formal support to validate structural and dynamic properties. Petri Nets (PN) can provide an adequate means to model and to animate parallel systems based on the control and data path approach, in a hierarchically structured way. A set of tools was developed to allow formal validation of parallel controllers, based on hierarchical PN-based specifications and to automatically generate RT-level VHDL code. An example of a VLSI chip design, the transputer link adaptor, shows the capabilities of this methodology and associated tools.
AccessOpen access
Appears in Collections:CAlg - Artigos em revistas internacionais/Papers in international journals
DI/CCTC - Artigos (papers)

Files in This Item:
File Description SizeFormat 
1997-IEECDT.pdf999 kBAdobe PDFView/Open

Partilhe no FacebookPartilhe no TwitterPartilhe no DeliciousPartilhe no LinkedInPartilhe no DiggAdicionar ao Google BookmarksPartilhe no MySpacePartilhe no Orkut
Exporte no formato BibTex mendeley Exporte no formato Endnote Adicione ao seu ORCID