This single-chip CMOS microspectrometer uses fixed-cavity Fabry-Perot etalons with optical quality and long-term stability much higher than those of tunable devices [1,2]. Many detectors are needed to cover a large optical spectral range with high resolution. Therefore, this single-chip microspectrometer contains an array of 16 addressable Fabry-Perot-etalons, photodetectors and circuits for read-out, multiplexing and driving a sensor bus. This chip operates using only five external connections (including \( V_{pp} \) and \( V_{cc} \)) covering the optical range of 400-500nm with FWHM=15nm. Frequency output and serial bus interface allow easy multise- nser, multi-chip interfacing using a microcontroller.

The circuit and photodetectors are integrated in a conventional 1.6mm poly-silicon gate CMOS process. The basic sensor structure is shown in cross-section in Figure 12.3.1. The photodetector is a vertical pnp device, with the deep junction formed by the p-epilayer and the n-well, and the shallow junction formed by the n-well and a p+ implanted layer, normally used for the drain/source contacts (SP). Both junctions are used for photodetection and charge storage. The sensors are arranged in a 4x4 array of square photodiodes with an active area of 500x500 mm² each. Typical measured dark current is 300A (12pA/cm²) with both junctions reverse biased at 5V in parallel.

Postprocessing consists of deposition of an Al/SiO2/Au layer stack on top of each photodiode after completion of the CMOS process. An Al layer is used for compatibility and the Ag layer is the last step. This stack functions as a Fabry-Perot resonance cavity. The thickness of the PECVD silicon dioxide layer, enclosed between two semi-transparent metallic mirrors determines the transmis- sion peak wavelength. The initially deposited PECVD oxide layer is thinned using four etching steps with four different masks. This results in 16 channels, each with a different resonance cavity length. Figure 12.3.2 shows measurements in transmittance indicating that each of the detectors is sensitive in only one narrow spectral band in the entire visible spectral range (400-780nm) with a FWHM of 15nm. For the 45nm-Ag and 20nm-Al layers used, maximum measured transmittance is about 15%. Only low-temperature CMOS post-processing steps are used for the fabri- cation of the etalons. The cavity lengths can be tuned, to cover a different spectral band, only by adjusting the etching times during postprocessing, using the same masks.

The photocurrent-to-frequency circuits feature a measurement range of 10⁴ in light intensity level, comparable to more complex analog circuits commercially available [4]. Figure 12.3.3 shows the block diagram of the read-out circuit. It can be considered a first order (or relaxation) oscillator circuit. These circuits can be tuned over a very wide range, since only one pole (or frequency controlling element) is present [5]. Only one photodiode is con- nected to the comparator at a time using multiplexer \( S_x \). The voltage \( V_x \) across the junction of the photodiode varies continuously between \( V_{pp} \) and \( V_{cc} \) in a feedback loop, with the comparator, flipflops and switch \( S_x \) forming a relaxation oscillator circuit. The charge generated by the photoelectric effect directly modulates the charge across the integrating junction capacitance, thereby modulating the output frequency. The sensitivity of the current- to-frequency conversion is linear and can be calculated as:

\[
S = f / I_p = 1 / (2DQ) \quad \text{With} \quad DQ = \text{constant}, \quad \text{depending on the junction capacitances of the photodiode and the voltage swing across the junctions. For the photodiode described above,} \quad S_p = 278 \text{ kHz/μA}
\]

(with \( V_{pp} = 2.48 \text{V} \)). The total Light-to-Frequency conversion factor is given by the product of \( S_x \) and the responsivity of the photodiode and the transmission of the Fabry-Perot filter.

A block diagram of the bus interface is shown in Figure 12.3.4. The Integrated Smart Sensor bus (ISS-bus) [6] is the standard bus interface. Apart from its simplicity, this bus interface has two features, suitable for microsystems. First, analog data or bitstream data can be transferred over the bus. Second, the use of Manchester encoding for transmission of the data at the logical level adds flexibility. The bus uses eight bits for addressing. The four most significant bits are used for addressing the chip, so up to 16 chips can be addressed. The four least significant bits are used to select one of the 16 photodiodes. After selection, the output frequency of the corresponding sensor is available on the bus. This timing sequence is shown on the oscilloscope plots in Figure 12.3.5.

A micrograph of the complete chip is shown in Figure 12.3.6. The die measures 4.2x3.9mm². The analog circuits, the sensor array, the analog switches, a test diode, a metal-covered diode (for dark current compensation), a reference circuit, a reference capacitor and the comparator, are in the upper part. The bus interface, the multiplexer and some other digital circuits are shown in the lower part. Only four external connections to the chip are strictly needed: \( V_{pp}/5V \), ground, the clock input SCL and the bidirectional data line (SDL), since this line can also be used for transmission of the frequency output. The other pads are the chip address pins and pins for testing. The specifications of the spectrometer are listed in Table 12.3.1.

Acknowledgements:
The authors thank the staff of Delft Institute of Microelectronics and Submicron Technology (DIMES) for device fabrication. This work is supported in part by STW (project DEL 55.3733), TUDelft and FCT-Portugal (Program Praxis XXI-BD/5181/95).

References:

Acknowledgements:

The authors thank the staff of Delft Institute of Microelectronics and Submicron Technology (DIMES) for device fabrication. This work is supported in part by STW (project DEL 55.3733), TUDelft and FCT-Portugal (Program Praxis XXI-BD/5181/95).

References:
Figure 12.3.1: Photodetector structure.

Figure 12.3.2: Spectral responses of the Fabry-Perot devices and the photodiodes.

Figure 12.3.3: Read-out circuits.

Figure 12.3.4: Block diagram of the bus interface.

Figure 12.3.5: Oscilloscope of the bus signals: a) high light level b) low light level.

Table 12.3.1: Chip specifications.

<table>
<thead>
<tr>
<th>Condition</th>
<th>Test result</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating voltage</td>
<td>5 V</td>
</tr>
<tr>
<td>Power dissipation @ 1 MHz</td>
<td>1250 µW</td>
</tr>
<tr>
<td></td>
<td>100 kHz</td>
</tr>
<tr>
<td>Max. clock frequency</td>
<td>6 MHz</td>
</tr>
<tr>
<td>Max. frequency</td>
<td>4 MHz</td>
</tr>
<tr>
<td>Spectral range</td>
<td>380-500 nm</td>
</tr>
<tr>
<td>Spectral resolution</td>
<td>18 nm</td>
</tr>
<tr>
<td>Responsivity</td>
<td>0.21 A/W</td>
</tr>
<tr>
<td>Sensitivity</td>
<td>75 Hz µW·cm²</td>
</tr>
</tbody>
</table>