Please use this identifier to cite or link to this item: http://hdl.handle.net/1822/4541

TitleA hardware/software partition methodology targeted to an FPGA/CPLD architecture
Author(s)Esteves, António
Proença, Alberto José
KeywordsPartition methodology
PSM meta-model
Tabu search
Metrics estimation
Evaluation
Issue date2005
CitationCARDOSO, João Manuel Paiva ; ALVES, José Carlos, ed. lit. – “Jornadas sobre Sistemas Reconfiguráveis : actas das Jornadas sobre Sistemas Reconfiguráveis (REC2005), Faro, Portugal, 2005”. [S.l. : s.n., 2005]. ISBN 972-9341-41-9.
Abstract(s)A two-step hardware/software partition methodology was developed. It departs from an initial partition solution based on the cluster growth algorithm and iteratively leads the designer to an improved solution, using the tabu search algorithm. A PCI-based reconfigurable architecture, EDgAR-2, was also developed, with an hybrid approach using both data path oriented devices (FPGAs) and control oriented ones (CPLDs). Two basic criteria were followed to evaluate the partition methodology in the design of embedded systems, targeting such hybrid reconfigurable architecture: the quality of the generated partition solutions and the accuracy of the estimates. Two data flow dominated case studies were selected: the cryptography algorithm DES and an image convolution with Sobel filter. The obtained results show that accurate estimates lead to high quality partition solutions.
TypeconferencePaper
URIhttp://hdl.handle.net/1822/4541
ISBN972-9341-41-9
Peer-Reviewedyes
AccessopenAccess
Appears in Collections:DI/CCTC - Artigos (papers)

Files in This Item:
File Description SizeFormat 
rec2005.pdf474,52 kBAdobe PDFView/Open

Partilhe no FacebookPartilhe no TwitterPartilhe no DeliciousPartilhe no LinkedInPartilhe no DiggAdicionar ao Google BookmarksPartilhe no MySpacePartilhe no Orkut
Exporte no formato BibTex mendeley Exporte no formato Endnote Adicione ao seu Currículo DeGóis