Please use this identifier to cite or link to this item:
|Title:||Co-designed FreeRTOS deployed on FPGA|
Mendes, José A.
|Journal:||Brazilian Symposium on Computing System Engineering|
|Citation:||Pereira, J., Oliveira, D., Pinto, S., Cardoso, N., Silva, V., Gomes, T., . . . Cardoso, P. (2015). Co-Designed FreeRTOS Deployed on FPGA. Paper presented at the Brazilian Symposium on Computing System Engineering, SBESC.|
|Abstract(s):||Most embedded systems are bound to real-time constraints. Two of the critical metrics presented in these systems are determinism and latency. Due to growing in complexity of embedded applications, real time operating systems (RTOS) are needed, not only to hide the increasingly complex hardware, but also to provide services to the system’s running tasks. Unfortunately, this new layer on an embedded system puts more pressure on the aforementioned metrics. One of the ways to cope with this problem is to offload RTOS run-time services to the hardware layer. This paper presents a hybrid hardware/software implementation of this technique upon the well known FreeRTOS, improving system’s latency and predictability, by migrating critical runtime services to hardware. The developed hardware accelerators were synthesized on a field-programmable gate array (FPGA), exploiting the point-to-point bus Fast Simplex Link (FSL) to interconnect to the Xilinx’s Microbaze soft-core processor.|
|Appears in Collections:|